e-ISSN : 0975-4024 p-ISSN : 2319-8613   
CODEN : IJETIY    

International Journal of Engineering and Technology

Home
IJET Topics
Call for Papers 2021
Author Guidelines
Special Issue
Current Issue
Articles in Press
Archives
Editorial Board
Reviewer List
Publication Ethics and Malpractice statement
Authors Publication Ethics
Policy of screening for plagiarism
Open Access Statement
Terms and Conditions
Contact Us

ABSTRACT

ISSN: 0975-4024

Title : Unimodular Hypergraph based clustering approaches for VLSI Circuit Partitioning
Authors : R.Manikandan, P.Swaminathan, R.Sujitha
Keywords : Unimodular Hypergraph, Two-Step Cluster, Hierarchical Cluster technique, K-medoid cluster technique
Issue Date : Jun-Jul 2013
Abstract :
The reliability of Integrated circuits mainly depends on the VLSI Design Automation techniques. The main problem faced in these techniques is the Physical Design Implementation. The size and performance parameters of an integrated circuit mainly rely on the three main domains of Physical Design which are Placement, Partitioning, and Routing. In this paper, the problem domain is expressed in Unimodular Hypergraph. Comparison between Two-Step cluster method, Divisive-Hierarchical Cluster technique and the K-medoid cluster technique is analyzed. The Unimodular Hypergraph is used to obtain the maximum flow at a particular node and also to minimize the time between to nodes.
Page(s) : 2755-2758
ISSN : 0975-4024
Source : Vol. 5, No.3