e-ISSN : 0975-4024 p-ISSN : 2319-8613   
CODEN : IJETIY    

International Journal of Engineering and Technology

Home
IJET Topics
Call for Papers 2021
Author Guidelines
Special Issue
Current Issue
Articles in Press
Archives
Editorial Board
Reviewer List
Publication Ethics and Malpractice statement
Authors Publication Ethics
Policy of screening for plagiarism
Open Access Statement
Terms and Conditions
Contact Us

ABSTRACT

ISSN: 0975-4024

Title : FPGA Implementation of Adaptive Filter and its Performance Analysis
Authors : J. Malarmannan, S. Malarvizhi
Keywords : Adaptive filters, Application Specific Integrated Circuits (ASIC), Field-programmable gate array (FPGA), Hardware description language(HDL).
Issue Date : Jun-Jul 2013
Abstract :
Adaptive filters are used in various real-time applications such as echo cancellation, noise cancellation, system identification and prediction. Field -programmable gate arrays (FPGAs) are also used most widely for applications where timing requirements are strict. Thus implementation of filter in real-time is needed. The objective of this paper is to design and implement an Adaptive filter which is robust to impulsive noise using hardware description language (HDL) design. The design implementation and its performance analysis are presented. The targeted FPGA is Altera CycloneIV. The obtained design results in superior performance, greater data sample frequency and less logic occupation.
Page(s) : 3056-3063
ISSN : 0975-4024
Source : Vol. 5, No.3