e-ISSN : 0975-4024 p-ISSN : 2319-8613   
CODEN : IJETIY    

International Journal of Engineering and Technology

Home
IJET Topics
Call for Papers 2021
Author Guidelines
Special Issue
Current Issue
Articles in Press
Archives
Editorial Board
Reviewer List
Publication Ethics and Malpractice statement
Authors Publication Ethics
Policy of screening for plagiarism
Open Access Statement
Terms and Conditions
Contact Us

ABSTRACT

ISSN: 0975-4024

Title : Serial Hardware Implementation of the MFCC and MLP Architecture on FPGA Circuit
Authors : KHAMLICH SALAH EDDINE, HAMDOUN ABDELLATIF, ATOUF ISSAM, MADIAFI MOHAMMED
Keywords : MLP, NIOSII, ANN, FPGA, MFCC, CODEC
Issue Date : Aug-Sep 2013
Abstract :
Most audio processing algorithms require complex mathematical operations and a massive amount of data which are often performed in real time. Our robotic application requires complex algorithms such as MFCC, ANN (Artificial Neural Networks) and voice database. It must therefore use a fast and efficient electronic system, for that we used a processor NIOSII based FPGA to implement materially MLP and perform voice recognition functions in real time. Moreover, it is now possible to modify the internal architecture of FPGAs to create one or more central processors (NIOSII). FPGAs now offer low-cost, flexible implementation, fast and convenient with a reduction in energy consumption for many digital systems which are based on NIOSII.
Page(s) : 3520-3526
ISSN : 0975-4024
Source : Vol. 5, No.4