e-ISSN : 0975-4024 p-ISSN : 2319-8613   
CODEN : IJETIY    

International Journal of Engineering and Technology

Home
IJET Topics
Call for Papers 2021
Author Guidelines
Special Issue
Current Issue
Articles in Press
Archives
Editorial Board
Reviewer List
Publication Ethics and Malpractice statement
Authors Publication Ethics
Policy of screening for plagiarism
Open Access Statement
Terms and Conditions
Contact Us

ABSTRACT

ISSN: 0975-4024

Title : Dual mode logic buffers for VLSI interconnects
Authors : A.Ilakkiya, A.Karthikeyan, P.Uma Sathyakam
Keywords : Buffer insertion, CMOS inverter, Dual mode logic
Issue Date : Oct-Nov 2015
Abstract :
Buffer insertion is a mechanism widely used to increase the performance of VLSI digital circuits. Buffer insertion has a strong impact on reliability in terms of delay and power dissipation of synchronous systems, since the clock distribution system requires reduced or controlled clock skew, being the buffer insertion and buffer sizing becomes an important aspect. Buffer insertion has also been used to reduce the noise generation, especially in heavy loaded nets, since the inclusion of buffer helps to desynchronize signal transitions.
Page(s) : 1521-1524
ISSN : 0975-4024
Source : Vol. 7, No.5