e-ISSN : 0975-4024 p-ISSN : 2319-8613   
CODEN : IJETIY    

International Journal of Engineering and Technology

Home
IJET Topics
Call for Papers 2021
Author Guidelines
Special Issue
Current Issue
Articles in Press
Archives
Editorial Board
Reviewer List
Publication Ethics and Malpractice statement
Authors Publication Ethics
Policy of screening for plagiarism
Open Access Statement
Terms and Conditions
Contact Us

ABSTRACT

ISSN: 0975-4024

Title : OBIST Method for Fault Detection in CMOS Complex Digital Circuits
Authors : R. H. Khade, D.S. Chaudhari
Keywords : Built-in self-test, catastrophic faults, complex CMOS digital circuit, complex CMOS digital circuit under test, fault-free complex CMOS digital circuit, oscillation based built-in self-test.
Issue Date : Aug-Sep 2017
Abstract :
The paper deals with an oscillation based built-in self-test (OBIST) technique to test faults in complex CMOS digital circuits (CCDCs). It focuses on stuck-at-faults, open or short faults, parametric gate delay faults. The method converts complex CMOS digital circuit under test (CCDCUT) to an oscillator and the output pulses are measured for fix time duration. Discrepancy in the number of pulses is used to judge circuits with catastrophic faults as well as parametric gate delays beyond the threshold limit which is set by designer. The advantage of this method is it does not need external test vector input or complex response analyzer. Universal gates and CCDCs are used to assess and substantiate the usefulness of proposed method. The simulation results show that the proposed method is quite proficient to improve diagnostic accuracy. Fault coverage for catastrophic faults is almost 100%. For ±10% deviation in parameters outside tolerance range limit 100% fault coverage is obtained. The yield loss is around 5% in the tolerance range limit.
Page(s) : 2704-2712
ISSN : 0975-4024 (Online) 2319-8613 (Print)
Source : Vol. 9, No.4
PDF : Download
DOI : 10.21817/ijet/2017/v9i3/170904402